In current manufacturing processes, certain layout configurations are likely to have reduced yield and/or reliability due to increased susceptibility to stress effects or poor tolerance to certain processes like lithography. These problematic layout configurations need to be efficiently detected and eliminated from a design layout to enable better yield. In this paper, such layout configurations are called processhotspots and an efficient and scalable algorithm is proposed to detect such process-hotspots in a given layout.
Introduction
Manufacturability-aware physical design (considering both yield and reliability) is becoming a necessity to bridge the gap between design and manufacturing for nanometer processes. Many of these yield and reliability issues can be attributed to the presence of certain layout configurations that are susceptible to stress, lithographic process fluctuations, etc. To improve yield, it is necessary to remove these configurations and replace them with more yield-friendly configurations.
A key technique needed to facilitate this is to accurately identify layout configurations in a given routed layout that are most susceptible to process issues, thereby potentially affecting functional and parametric yield. In the rest of this paper, these regions will be referred to as process-hotspots. Process-hotspots have to be represented accurately and succinctly in the router for later use. Typically, fabs use design rules (like recommended rules) to represent process-hotspots. The representation has been found to be inadequate due to the followPermission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. ing reasons. Some of these effects are not necessarily very local. For instance, lithography effects involve interactions over longer distances ( 1um) than typical minimum spacing rules. Thus complicated relationships between non-neighboring objects need to be captured. While design rules have gotten more complex with the incorporation of multiple width and length dependent rules, it is still difficult to represent relationships between a large group of non-neighboring objects using a small set of rules. Relying entirely on design rules to represent all process-hotspots would result in an explosion of the number of design rules, which can significantly slow down the router. In some cases, certain recommended rules are ignored by the router for runtime efficiency. The inadequacy of design rules is further supported by the fact that DRC tools are being supplemented with more accurate process simulators (for instance, for lithography) during physical verification steps.
To address the limitations imposed by design rules, there has been a push to incorporate process models to analyze and/or drive corrections during routing. For instance, new work in the area of lithography-aware routing [1, 2] has proposed embedding an aerial image simulator in the router to identify process-hotspots. However, these approaches also have certain limitations.
Lack of knowledge of downstream steps:
It is impossible to accurately model certain downstream processing steps due to IP issues such as lack of knowledge of OPC recipes. On the other hand, simple aerial image based lithography simulations often tag regions that can be easily corrected using mask synthesis techniques as process-hotspots. This overestimation of hotspots is wasteful and can produce an unnecessary burden on the router.
Huge computational expense:
Certain process models are computationally expensive and hard to incorporate during physical design. For example, metal stress computations to determine layout configurations susceptible to stress can significantly slow down the router.
Thus it is not realistic to rely entirely on design rules and process models during physical design. Instead, we believe that a mechanism is necessary to directly represent the low-yielding layout configurations efficiently and accurately. Since effects like lithography and stress are non-local and often involve interaction distances that are a few microns long, a good representation of a process-hotspot would be a 2D layout of rectangles, i.e. a pattern. These patterns can be built off-line using test-structures or by running more accurate simulation tools. Thus, they can capture layout configurations that are prone to yield issues due to fundamental limitations of the mask synthesis techniques, incomplete or expensive modeling or undesirable interactions between processing steps. This ensures that the process-hotspot detection during routing would complement current advances in yield enabling steps like mask synthesis. While a pattern representation is accurate 1 , it is usually too expensive to represent each problem region as a separate pattern. This is because a lot of these layouts/patterns are quite similar with minor variations in spacings, lengths and/or widths. Figure 1 shows an example where two similar layouts could become process-hotspots due to different RET constraints (the one on the left is "un-OPC-able" and the one on the right is "un-SRAF-able"). In the pattern on the left, a serif cannot be added in some technologies without violating mask design rules. A scattering bar cannot be inserted in between the two rectangles for the pattern on the right without violating design rules. The two patterns are very similar, except for different spacings between the rectangles. In reality, each of these patterns is representative of a set of patterns as the same problem could occur for a range of ×½ and ×¾ values. Thus, multiple similar patterns will have to be represented if exact patterns are used. To address the above mentioned problems, we propose to succinctly represent a group of "similar" layouts with allowable variations in length, width and/or spacing using a new representation called the range pattern. The use of patterns ensures that non-local effects are captured and the ranges in the pattern enable compact representation. The range patterns can be built either in collaboration with a fab or with in-house accurate simulation and mask synthesis flows to identify layout configurations that could have yield and/or reliability issues. An user-modifiable scoring mechanism provided with each range pattern can be used to score the patterns in the set based on yield impact. This information can be used by the router to give higher priority during correction to the problem regions with greater yield impact. Thus, in the proposed scheme, process-hotspots are represented as a library of range patterns. Process-hotspot detection is the task of finding all the locations where the layout is identical to one of the patterns contained in a range pattern in the library. The key contributions of this work are summarized below:
Introduction The paper is organized as follows. In Section 2, the concept of a range pattern and the associated range pattern matching problem is introduced. In addition, efficient representations of the routed layout and range patterns are discussed. In Section 3, a detailed description of the proposed process-hotspot detection system is provided. Experimental results for multiple range patterns on real industrial layouts are presented in Section 4. Finally, conclusions and directions for future work are provided in Section 5.
Range Patterns and Matching
In this section, we formally introduce the concept of a range pattern and the associated matching problem. Suitable representations of the layout and range pattern for use during range pattern matching are also discussed. Thus, a range pattern is a compact representation of a set of "similar" patterns. A scoring mechanism can also be introduced for the range pattern. The scoring mechanism typically differentiates between the various patterns contained in a range pattern based on the differences in lengths, widths and/or spacings. For instance, a pattern where the line widths are 90 nm is given a higher score than a pattern where the line widths are 110 nm as the former is likely to have greater printability problems and hence worse yield. The scoring model for each range pattern can be developed using some representative patterns such that the differences in yield of the patterns contained in a range pattern can be captured using polynomial functions of the range pattern parameters (like width, spacing, length, etc. of the rectangles).
Range Pattern Definitions
The Range Pattern Matching (RPM) problem can be stated as follows: Given a layout and a range pattern, determine all occurrences of the range pattern in the layout and score these occurrences using the scoring mechanism for the range pattern.
Once these match locations are found, the router can work to correct them. The scores of the various occurrences of the range pattern can be used to guide the router to correct the most yield-critical ones first.
Layout Representation
During RPM, the layout is represented by a two-dimensional layout matrix ÄAE ½ ¢AE ¾ where Ä ¼ or ½´¼ AE½ and ¼ AE¾µ. The conversion is as follows: If a rectangle overlaps a grid location, the value at that location is set to 1. Otherwise, the value of the grid is set to 0. Figure 3 illustrates with an example the representation of a layout as a layout matrix.
Range Pattern Representation
If the range pattern specification is such that it only represents a small set of exact patterns, matrix representations for each individual pattern can be used. In that case, existing pattern matching algorithms (for example, the algorithm in [3] ) would suffice to find all occurrences of the range pattern. However, it would be too computationally expensive to explicitly represent all patterns contained in a general range pattern. To address this issue, we propose a new representation called the cutting-slice to efficiently represent all the flexibility inherent in a range pattern during RPM. The theory and the specific algorithm for automatically translating the range pattern into its cutting-slice representation is given in the Appendix. Below, we define a cutting-slice representation and provide an intuitive explanation of how a range pattern can be completely represented with one or more cutting-slices. Typically, the number of cutting-slices is much smaller than the number of exact patterns. 
Each slice Ë is decomposed into fragments
where
3. If applicable, optimal values are specified for the fragments in each slice and for the slices themselves.
4. If applicable, ranges are specified for each slice and/or fragments within the slice.
If applicable, constraints between different fragments and/or slices are specified as linear functions.
The optimal values, ranges and constraints can be given on an absolute scale (i.e. in microns or nanometers) or in terms of the number of grids. Typically, the same grid will be used to translate the layout into a layout matrix and to generate the cutting-slices of a range pattern. For example, the cutting-slice of range pattern Staircase (Figure 2 ) is shown in Figure 4 . The range pattern can be cut into 5 slices denoted as Ë¼ Ë ½ ¡ ¡ ¡ Ë . Note that all the fragments in the Ø slice Ë have the same width as Ë (i.e. slice width) but their lengths can vary. It is possible to specify the variation range for the length of each fragment and the width of each slice. In the sequel, Ë can denote either the slice or the slice width;
can denote either the fragment or the fragment length. For example, based on the specification of the range pattern, the optimal width of Ë½ is 90 nm and the allowable variation range is (90, 150) nm. In addition, it is also possible to specify constraints between different fragments. In this particular example, the absolute distance between the right edge of rectangle 1 and the left edge of rectangle 3 cannot exceed 50 nm. This translates to the following linear inequality: ¼ ¼ It should be noted that the number of cutting-slices required to fully capture all the patterns contained in a range pattern depends on the slicing direction, i.e. the direction used to generate the slices. The number of cutting-slices for a given slicing direction depends on the number of overlaps of different fragments caused by the ranges on their dimensions. Only ranges on dimensions that are orthogonal to the slicing direction need to be considered. Overlaps between two fragments can be classified into two categories:
1. Uni-directional overlap: The two fragments extend in the same direction and their ranges may cause overlap. Rectangles 1 and 3 of Rocket in Figure 5 are an example of uni-directional overlap for a vertical slicing direction.
Bi-directional overlap:
The two fragments extend in the opposite direction and their ranges may cause overlap. Rectangles 1 and 3 of Staircase in Figure 2 present an example of bidirectional overlap for a vertical slicing direction.
For both uni-directional overlap and bi-directional overlap between two fragments, three cutting-slices are needed to completely represent all possible scenarios for these two fragments. As an example, for range pattern Rocket in Figure 5 , three cutting-slices are required in the vertical slicing direction (Figure 6(a)-Figure 6 (c)), whereas only one cutting-slice is required in the horizontal slicing direction (Figure 6(d) ) to capture all the patterns contained in the range pattern. This is because the allowable length variations of Rectangles 1 and 3 (Item 5 of the specification) allow three cases: (a) Rectangle 1 is shorter than Rectangle 3; (b) Rectangle 1 is equal to Rectangle 3; and (c) Rectangle 1 is longer than Rectangle 3. If a vertical slicing direction is used, three different cutting-slices will be needed to fully capture the flexibility. Figure 6 (a-c) illustrates the scenario. On the other hand, a single cutting-slice will suffice when a horizontal slicing direction is used (Figure 6(d) ), since neither uni-directional nor bi-directional overlap occurs in this case.
The total number of the cutting-slices needed for a given range pattern is calculated by enumerating all the overlapping cases, the details of which are given in the Appendix. Typically, the slicing direction that results in the least number of cutting-slices is chosen.
Process-Hotspot Detection System
In this section, we present the details of the process-hotspot detection system. The input for the system is the routed layout and a library of range patterns that describes process-hotspots. The routed layout is processed layer by layer.
Overview
The flowchart in Figure 7 describes the process-hotspot detection system with a single range pattern for one layer. This process can be easily generalized to multiple range patterns.
The algorithm uses a hierarchical dual-grid scheme with matching done on two grid sizes (one coarse and the other much finer). The grid sizes are used to generate the layout matrices and the cutting-slices of a range pattern for each stage. Matching with the coarse grid identifies locations that are potential matches for the range pattern. In the next stage, the layout matrix of the layout at each of the match locations and the cutting-slices of the range pattern are generated using a finer grid and the matching process is repeated. The match locations identified at this stage are the locations where a true match to the range pattern exists and hence are true process-hotspots. Typically, the fine grid size is equal to the manufacturing grid size. The algorithm is executed on both the original and a ¼ AE -rotated layout.
Range Pattern Matching Sub-Problem
In this section, we discuss the solution for the RPM problem for a given range pattern and a given window of the layout, which is represented as a layout matrix. The matching problem is invoked both for the original range pattern and its ½ ¼ AE -rotated version. For ease of presentation, we discuss the solution for the original range pattern and also assume that a single cutting-slice in the vertical slicing direction can completely represent it.
The matching algorithm is performed block by block. Here a block refers to a sub-matrix of the layout matrix. The number of columns in the block is equal to the width of the layout matrix. The height of the block is equal to , where Ñ Ò Ñ Ü. Here, Ñ Ò and Ñ Ü denote the minimum and maximum possible number of rows of the range pattern, respectively (the height of the range pattern is not unique as the widths, lengths and spacings can vary). The first block starts from the bottom row of the layout matrix.
A naive approach would look for potential matches at each location of a block. This would make the task computationally infeasible. Instead, a fast filtering operation is first performed at each block to efficiently filter out locations that can never be matches to the range pattern. The details of the filtering algorithm are provided in the next section. It is proved that this operation never filters out locations that are true matches of the range pattern and hence does not result in the loss of any true matches of the range pattern in the window. All the locations that are not filtered out are examined more closely to determine if they are true matches. To achieve this, the layout matrix near the match location is decomposed into slices and a thorough comparison is done between the slices of the layout matrix and the slices in the cutting-slice of the range pattern. This includes a check of the constraints on the fragments of each slice or between slices as well as constraints on the slices themselves. If the location passes the verification phase during the coarse-grid stage, it is a potential match and is re-examined during the fine-grid stage. If the location passes the verification during the fine-grid stage, a true match is recorded. In addition, a matching score is computed based on the cost function provided with It is necessary to enumerate all the blocks whose heights are between Ñ Ò and Ñ Ü starting from each row of the layout matrix to find all the occurrences of the range pattern without loss of matches. However, these blocks share a lot of common information. In order to reuse work done in encoding the previous block, the blocks are processed in a worm-like fashion such that only the top and the bottom rows are changed each time (Figure 8 ). The first block is of height Ñ Ò starting from the bottom row. Each time a new block is generated by either adding a row at the top, removing a row from the top or moving the whole block up by one row when the height of the block reaches Ñ Ò or Ñ Ü. It ensures that all heights between Ñ Ò and Ñ Ü are enumerated for all blocks that start at a row in the layout matrix. This worm-like enumeration enables incremental encoding of the block, thereby greatly improving runtime.
KMP-based Filter
The first step of the filtering operation is to encode both the block and the cutting-slice of the range pattern as 1D strings. Let the string representations of and be and , respectively. Given and , a KMP matching [4] is done to find all potential matches of in . All locations that are not matches are filtered out. The locations that match are mapped back to locations in the block and are examined more closely using a secondary check (based on slice-byslice and fragment-by-fragment matching) to determine if they are true matches.
The block and cutting-slice encoding are done as follows: 
For the range pattern, the run-length compression of each vertical slice (a vertical slice is uniquely represented by a single column) is generated. This is a string of alternating 0's and 1's. A "1" is appended at the top of each string generated after run-length compression to distinguish between strings "01" and "1". Each string is encoded into an integer value using binary encoding 2 . Encoding each slice converts the cutting-slice of the range pattern into a string of numbers, where the length of the string is equal to the number of slices in the cutting-slice. As an example, the slices in the cutting-slice of the range pattern Mountain (Figure 9 ) are encoded as follows: S0: "11" = 3; S1: "101" = 5; S2: "1101" = 13; S3: "101" = 5; S4: "11" = 3; The 1D string representation of the range pattern is ¿ ½¿ ¿ .
The block is encoded in a similar fashion. First, the slices in a block are identified in one sweep starting from the left end of the block. The slices are created such that no two adjacent ones are equal. Then, the run-length compression of each slice is generated and each slice is encoded using the same method used for the slices in the cutting-slice of the range pattern. Using this method, the 1D string representation of the layout in Figure 10 2 It is possible to use any encoding scheme that can represent each string of alternating 0's and 1's with a unique number. The block encoding has two steps: (1) block slicing, (2) run-length compression of each slice. The block slicing process moves horizontally from one end to the other identifying vertical slices such that no two adjacent slices are equal. By definition, a vertical slice is a 2D matrix where all the columns are equal. By definition of a cutting-slice, the slices in also have the property that no two adjacent slices are equal. Since the range pattern È Ê has a single cutting-slice , the block slicing ensures that all occurrences of È Ê in will be replaced by slices that are identical to the slices in the cutting-slice . Furthermore, since the same run-length compression is used for each slice of the block, both occurrences of in the sliced block will have the same encoding and will be represented by the same string in . In addition, this string is equal to since the same run-length compression is also used on the slices in to generate .
The same can be shown to hold if a range pattern ÈÊ has multiple cutting-slices. Thus, no true matches are lost during the filtering operation. However, it is not necessarily true that each occurrence of the encoded range pattern in the encoded block implies a true match. In the worm-like enumeration technique, only the top row and bottom row of the new block need to be checked to incrementally update the identified slices and the run-length compression result. The time complexity of slice identification is reduced to Ç´AE¾µ and that of runlength compression is Ç´× ¢ Í µ, where Í is the average time for updating the run-length compression of each slice. Í is not a constant as it depends on the number of fragments of each slice. The incremental binary encoding runs in Ç´×µ, which is typically smaller than Ç´AE¾µ. Thus, the total runtime complexity using the worm-like enumeration strategy is Ç´Ñ Ü´AE¾ × ¢Íµ¢´AE½ Ñ Ò· ½ µ ¢´Ñ Ü Ñ Ò· ½ µ µ .
Complexity Analysis of the RPM Algorithm
From the above analysis, it can be observed that the dimension of the layout matrix (AE½ and AE¾) and the variation range in the height of the cutting-slice (Ñ Ò and Ñ Ü) are the key factors which affect the runtime of the RPM algorithm.
Scalability and Runtime Optimization
In most practical cases, a direct translation of the entire layout into a layout matrix is impossible. Hence, the hotspot detection system works window-by-window in an incremental fashion to cover the entire layout and an RPM algorithm is executed for each window. It is necessary to ensure that consecutive windows overlap to avoid loss of matches. The amount of overlap between adjacent windows depends on the maximum possible size of the range pattern. If the maximum possible width and height of the range pattern are Ñ ÜÛ and Ñ Ü , respectively, the amount of horizontal overlap between two consecutive windows should be´Ñ ÜÛ · ½ µ and the amount of vertical overlap should be´Ñ Ü · ½ µ , respectively. In the implementation, the size of the window is much larger than that the maximum dimension of the range pattern on either side. However, it should not be too large to avoid excessive memory consumption.
The grid size used for generating the layout matrix and the cuttingslices of a range pattern can greatly impact the runtime. Proof Sketch: Assume for the sake of simplicity that the range pattern has a maximum dimension of Ñ Ü on both sides. We begin by proving that the single-grid hotspot detection can find all matches of a range pattern contained in a block . Since the grid is generated using the manufacturing grid, hence all the layout rectangles and the rectangles in the range pattern snap to the grid. Hence, no rounding error is introduced in the generation of the layout matrix or the cutting slices. This combined with Theorem 1 ensures that all matches contained within a block are located.
Next, we need to prove that all occurrences of the range pattern in a given window Ï are identified by the single-grid scheme. Let and Ð denote the bottom and left coordinates of Ï , respectively. Let Ï denote the size of Ï in either direction. There are two cases: grids of the right edge of Ï will be captured during RPM in Ï . Similarly, a range pattern that starts within Ñ Ü grids of the top boundary of Ï will be completely contained in ÏÚ and hence will be found when RPM is called on ÏÚ . Thus, all range pattern occurrences in Ï will be identified.
It should be noted that the single-grid hotspot detection system can find redundant matches, i.e. multiple matches are reported for the same occurrence. A simple redundancy checking algorithm based on sorting the coordinates of the bottom left corners of the reported locations can eliminate such duplicate matches. The runtime for directly finding matches on the whole layout using a fine grid size is typically slow. Hence, a hierarchical matching strategy is adopted to speedup the program. To begin with, matching is done on the coarse grid. This means the layout matrix and the cutting-slices are generated using a coarse grid. During this stage, potential match locations can be quickly identified. However, this stage could introduce rounding errors since it is not necessary for every rectangle in the layout and the range pattern to align with the grid. To counter this, the constraints in the range pattern are typically relaxed (i.e. a wider range is allowed) during this stage. Then, a second round of matching is carried out on the match locations found in the coarse-grid stage. This check is typically done using a much finer grid (usually equal to the manufacturing grid) to eliminate errors due to rounding issues or over-relaxation of constraints. It should be noted that the coarse grid size has to be less than the smaller of the two: the minimum width or the minimum spacing of the layer. Otherwise, neighboring features might merge resulting in an incorrect translation of the layout into a layout matrix. However, a very large coarse grid size can result in a large number of potential matches and drive up the cost of the fine grid validation step. In practice, a grid size that is equal to half the allowable coarse grid size is found to provide the right balance in terms of runtime. 
Experimental Results
We have tested the proposed process-hotspot detection system on a Linux 2.4 system with two 2.2 GHz CPUs and 2 GB RAM (only a single CPU was used for the experiments). Both designs are ÒÑ designs. The process-hotspot library has the range patterns we discussed in the paper as well as some additional range patterns that were provided by a fab. Since we are unable to divulge the details of the range patterns obtained from the fab, we characterize them using three criteria to give a sense of their complexity: number of rectangles, whether the rectangles overlap and whether they contain multiple exact patterns (typically each range pattern specified by the fab has ranges on multiple dimensions resulting in a large number of exact patterns). The key characteristics of the range patterns obtained from the fab are summarized in Table 1 . The library was tried on each of the designs. For the sake of brevity, only the designs where matches were found for a particular range pattern are presented. For the hierarchical matching strategy, the coarse grid size is set to be 50 nm and the fine grid size is equal to the manufacturing grid of the design.
The results for the library are shown in Table 2 . Columns Range Pattern and Design Name identify the range pattern and design, respectively. The number of locations in the layout that match each range pattern and the runtime for finding all matches are shown in Column # of Matches and Column Runtime(s). The data for both the hierarchical scheme and the single-grid scheme (where the grid is equal to the manufacturing grid) is presented. Column Score Range shows the score range of the matches in the layout with the single-grid detection scheme.
Discussion
The range in scores strengthens our claim that many similar patterns can exist in a given layout. Conventional exact pattern matching solutions would require multiple invocations to find all these patterns. By Theorem 2, the single-grid scheme where the grid size is equal to the manufacturing grid should find all the matches of a given range pattern. Comparing the number of matches of the hierarchical scheme with the single-grid scheme shows that the hierarchical scheme can identify all the matches at a fraction of the runtime. This indicates that the proposed hierarchical scheme is quite accurate and has a very low likelihood of missing any potential match locations in the layout. The runtimes for the hierarchical matching strategy range between a few seconds and 6 minutes for each range pattern, whereas the runtimes for single-grid detection are much higher. The maximum memory used for matching all the range patterns is ¾½Å . The above results show that the proposed scheme is a promising approach and can be embedded in the router to efficiently detect processhotspots during routing. Once the problem locations are identified, local wire-spreading and/or widening can be attempted to break the particular occurrence of the range pattern. If local solutions do not suffice, the connections can be removed and new re-routings attempted. To avoid returning to the same solution, new DRC rules based on the constraints of the range pattern can be added when new routings are being explored in the area.
Conclusion
In this paper, we propose the concept of representing process-hotspots as range patterns, which are compact representations of a set of similar layouts. The use of patterns ensures that non-local lithography or stress effects are captured and the ranges enable compact representation.
The range pattern matching problem is also introduced and an efficient algorithm is proposed for the same. A process-hotspot detection system, based on range pattern matching, to efficiently and accurately find and score process-hotspots in a given layout is also presented. The system guarantees no false alarms since only patterns that match one of the range patterns in the library are located. The proposed algorithm is scalable and can work on large layouts, thereby making it a practical scheme for efficiently detecting process-hotspots during routing and/or physical verification. Experimental results indicate that the runtimes are quite small, which makes it possible to embed it in a router for post-routing optimizations. The algorithm is being extended to handle range patterns with "don't care" regions, i.e. regions in the range pattern that do not require user specification and allow any combination of rectangles to exist.
We are currently investigating algorithmic correction schemes to eliminate and/or reduce the occurrences of the detected process-hotspots at the routing stage. Another noteworthy direction for future work would be to investigate if already existing recommended rules can be combined and compactly represented using fewer range patterns, thereby reducing the runtime burden on routers and/or physical verification tools. In addition, more thorough comparisons with model-based approaches are necessary and are being done as a part of future work.
to a range graph . If the range of an edge ¾ ´ µ becomes negative or unbounded after the application of the APMRP algorithm, it can be concluded that the specification for ÊÈ is invalid and needs to be revised. It can be proved that in all other cases (i.e. when the range pattern specification is valid) the APMRP algorithm finds a stable range graph ¼ for the given input range graph . It is not necessary that a definite stable graph is obtained after the application of the APMRP algorithm. Given an indefinite stable range graph × , it is necessary to convert the indefinite edges of × into definite ones to determine the unique topological orders of the rectangle edges. Each topological order corresponds to a cutting-slice. The algorithm, Enum DRG, described below takes a indefinite stable range graph ×
